

Appel : Générique

Année: 2019

Instrument: PRCE

Contact : Loïc Dubois

COORDINATEUR:

PARTENAIRES:

Jean-Luc Danger

jean-luc.danger@telecom-paris.fr

Télécom Paris, LIRMM, CRISTAL, LHC, Secure-IC


ABSTRACT

In recent processors (CPUs), microarchitectural features can open the door to security holes and paves the way to sidechannel analysis and transient execution attacks like Meltdown and Spectre. These powerful threats require a thorough analysis and anticipation of potential attacks. The ARCHI-SEC project is to create an open simulation platform based on **GEM5** to find microarchitectural vulnerabilities in a system on chip (SoC).

OBJECTIVES

The increase in complexity of modern CPUs and SoCs is mainly driven by the seek of performance rather than security, and most microarchitectural features can open the door to security holes. The ARCHI-SEC project is to analyze the security of processors and SoC against microarchitectural attacks. It will create an open virtual platform relying on the gem5 simulator which is a cycle-accurate simulator. GEM5 supports most CPU manufacturers and provides accurate information to observe the microarchitectural behavior and perpetrate attacks. It can simulate components of an heterogeneous SoC architecture. This allows to reproduce the behavior of accelerators or memories and execute fault attacks like Rowhammer on DRAM or Dynamic Voltage and Frequency Scaling (DVFS) in a cryptographic accelerator.

METHOD and **FIRST RESULTS**



A malicous process uses the DVFS of the SoC as a covert channel to send confidential data to a malicious receiver discretly by frequency scaling.

Post-Quantum Cryptographic Algorithms versus Constant-Timeness, 18-19 feb. 2021, ETSI: https://etsi.eventsair.com/etsi-iqc-quantum- safe-cryptography-technical-event/speakers

Implementing Rowhammer Memory Corruption in the gem5 Simulator

https://hal.umontpellier.fr/hal-03418858/document







VISCA²²

WORKSHOP INTERDISCIPLINAIRE SUR LA SÉCURITÉ GLOBALE





